render_circuit_topology
Generate an ASCII schematic of power domains, buses, and connected subsystems from a hardware netlist to visualize circuit architecture and verify connectivity.
Instructions
Render a clean, structured ASCII architectural diagram of power domains, buses, and connected subsystems.
Input Schema
| Name | Required | Description | Default |
|---|---|---|---|
| netlist | Yes | Hardware netlist dictionary or synthesis result. |