load_systemverilog
Load local SystemVerilog RTL into the active design session to elaborate it for connectivity queries, with file lists, preprocessor defines, and unresolved-module black-boxing.
Instructions
Elaborate local SystemVerilog sources into the active design session.
Use this for SystemVerilog RTL; use load_vhdl for VHDL (beta), or
load_verilog with load_liberty/load_primitives for a
structural gate netlist. Requires at least files or flist and changes
the in-memory design session.
Anonymous lowered objects are addressable by #. defines are
preprocessor -D entries ("NAME" or "NAME=VALUE"). allow_unknown_designs=True
blackboxes any module still undefined instead of failing (e.g. undelivered
hard macros in a partly-open-source design). intent=True retains naja's
in-engine SNL↔slang link for get_intent.
Input Schema
| Name | Required | Description | Default |
|---|---|---|---|
| top | No | Top module name; omit to use najaeda's inferred top. | |
| files | No | Local SystemVerilog source file paths; optional when flist is provided. | |
| flist | No | Path to a simulator-style file list; optional when files are provided. | |
| intent | No | Retain the live SNL-to-slang link required by get_intent; uses more memory. | |
| defines | No | Preprocessor definitions as "NAME" or "NAME=VALUE" entries. | |
| keep_assigns | No | Preserve continuous assignments as explicit lowered objects. | |
| allow_unknown_designs | No | Black-box unresolved module definitions instead of failing elaboration. |