load_intent
Loads the source-intent layer for get_intent after SystemVerilog or VHDL elaboration that did not retain intent, re-elaborating from files or a file-list when needed.
Instructions
Make the warm source-intent layer available for get_intent. Use after a
SystemVerilog or VHDL load that did not retain intent; do not call for
gate-level Verilog, and prefer intent=True on the initial load.
This is a no-op when the link is already live; otherwise it replaces the
active universe by re-elaborating from explicit or captured flist/files.
Returns intent_loaded; missing inputs produce a structured error.
Input Schema
| Name | Required | Description | Default |
|---|---|---|---|
| top | No | Top module/entity name; omit to reuse the captured or inferred top. | |
| files | No | RTL source paths; omit to reuse captured load inputs. | |
| flist | No | SystemVerilog file-list path (not VHDL); omit to reuse captured load inputs. |