Related Servers

No user-submitted related servers found.

Related Servers

• waveform-mcp

  schalkiii

  A

  license

  -Not graded

  quality

  B

  maintenance

  Enables AI agents to parse and query VCD/FSDB simulation waveforms, search signals, analyze AXI transactions, render ASCII timing diagrams, and check protocol compliance through structured MCP tools.

  Updated 6 days ago (2026-09-01 08:05 UTC)

  MIT

• EDA Tools MCP Server

  kfy123bot

  F

  license

  A

  quality

  D

  maintenance

  Enables AI assistants to perform Electronic Design Automation (EDA) tasks including Verilog synthesis, simulation, ASIC design flows, and waveform analysis through a unified interface.

  Updated 5 months ago (2026-04-16 08:49 UTC)

  6

  -

• @zesun33/mcp-yosys

  zesun33

  F

  license

  A

  quality

  C

  maintenance

  Enables AI coding agents and IDEs to synthesize Verilog/SystemVerilog designs with Yosys, inspect cell hierarchies and gate counts, and detect synthesis hazards like inferred latches and combinational loops before physical design flows.

  Updated 2 days ago (2026-09-05 22:11 UTC)

  4

  -

• vivado-mcp

  WangErShao

  A

  license

  -Not graded

  quality

  C

  maintenance

  A lean MCP server that lets AI agents drive Xilinx Vivado for synthesis, implementation, simulation, and diagnostics through 30 curated tools and raw Tcl execution.

  Updated a month ago (2026-07-28 13:49 UTC)

  Apache 2.0

• cg-agent-kit

  Neosyn-Logic

  A

  license

  A

  quality

  B

  maintenance

  Enables AI agents to design hardware by writing C-like HDL and compiling it to Verilog, with real toolchain verification including synthesis checks.

  Updated 19 days ago (2026-08-19 20:10 UTC)

  10

  1

  MIT

• Verilator MCP Server

  ssql2014

  A

  license

  A

  quality

  F

  maintenance

  Enables RTL simulation and hardware verification with Verilator through automatic testbench generation, natural language queries about simulations, waveform analysis, and protocol-aware testing for Verilog/SystemVerilog designs.

  Updated a year ago (2025-06-24 10:13 UTC)

  4

  4

  MIT