sch_get_netlist
Generates a schematic netlist in your selected format (Allegro, PADS, Protel2, JLCEDA, EasyEDA, DISA) for use in PCB design and simulation.
Instructions
Get the schematic netlist in the specified format.
Input Schema
| Name | Required | Description | Default |
|---|---|---|---|
| type | No |