kicad-jlcpcb
Related Servers
Alternatives to kicad-jlcpcb
No user-submitted related servers found.
Related Servers
- AlicenseNot gradedqualityCmaintenanceEnables natural language control of KiCad PCB design software through Claude Desktop, automating project creation, design rule checks, component management, export, and cost estimation.5 npmMIT
- AlicenseCqualityDmaintenanceAI-powered PCB and schematic design with KiCad. Works with Claude, Cursor, VS Code, Claude Code, and any MCP-compatible client.1003MIT
- AlicenseNot gradedqualityAmaintenanceAI-assisted PCB design for KiCAD 10. Native KiCAD plugin — a single Rust binary exposing 171 schematic, layout, routing, design-review, and manufacturing tools to Claude, or the LLM of your choosing761AGPL 3.0
- AlicenseAqualityCmaintenanceEnables MCP clients such as Claude Code to work on KiCad 10 designs by driving kicad-cli for ERC, DRC, netlists and fabrication exports, KiCad's IPC API for live board editing, and lossless edits of schematic and project files. It also provides design review, routing, parts and datasheet tooling so a board can be treated as data and checked against fab limits.352MIT
- AlicenseNot gradedqualityDmaintenanceEnables AI assistants like Claude to interact with KiCAD for PCB design automation, providing comprehensive tool schemas and real-time project state access.39 npm2MIT
- AlicenseNot gradedqualityDmaintenanceUse Claude to control or ask questions about your Altium project.MIT
TDQS
Scored across 14 tools
Each tool has a single, clearly defined role in the workflow—environment detection, project lifecycle, part sourcing, schematic/PCB generation, testing, packaging, and session persistence. Even the LCSC/EasyEDA-related tools are cleanly separated by their inputs and outputs, so there is no practical ambiguity between them.
All names are snake_case and mostly follow a prefix/verb_noun pattern, but a few deviate from verb-first naming ('part_pin_map', 'easyeda_handoff') and prefixes mix abbreviations like lcsc, sch, and pcb. This is a minor consistency issue rather than a confusing naming scheme.
The 14 tools map directly to the stages of a single end-to-end KiCad-to-JLCPCB workflow, from environment detection through manufacturing handoff. Every tool has a distinct responsibility, and none feel redundant or out of scope.
The workflow is comprehensively covered: project setup, part sourcing, schematic generation/ERC, BOM approval, PCB generation, packaging, and handoff, plus session persistence for resuming. Minor gaps exist around post-generation PCB verification (no explicit DRC/DFM check) and editing existing designs, but these can be worked around in KiCad or EasyEDA.