Related Servers

No user-submitted related servers found.

Related Servers

• mcp-verilog

  zesun33

  F

  license

  A

  quality

  C

  maintenance

  Enables AI coding agents and IDEs to lint, compile, syntax-check, and simulate Verilog/SystemVerilog designs through structured, token-efficient MCP tools with isolated containerized toolchains.

  Updated 2 days ago (2026-09-05 22:11 UTC)

  4

  -

• @zesun33/mcp-yosys

  zesun33

  F

  license

  A

  quality

  C

  maintenance

  Enables AI coding agents and IDEs to synthesize Verilog/SystemVerilog designs with Yosys, inspect cell hierarchies and gate counts, and detect synthesis hazards like inferred latches and combinational loops before physical design flows.

  Updated 2 days ago (2026-09-05 22:11 UTC)

  4

  -

• EDA Tools MCP Server

  kfy123bot

  F

  license

  A

  quality

  D

  maintenance

  Enables AI assistants to perform Electronic Design Automation (EDA) tasks including Verilog synthesis, simulation, ASIC design flows, and waveform analysis through a unified interface.

  Updated 5 months ago (2026-04-16 08:49 UTC)

  6

  -

• Verilator MCP Server

  ssql2014

  A

  license

  A

  quality

  F

  maintenance

  Enables RTL simulation and hardware verification with Verilator through automatic testbench generation, natural language queries about simulations, waveform analysis, and protocol-aware testing for Verilog/SystemVerilog designs.

  Updated a year ago (2025-06-24 10:13 UTC)

  4

  4

  MIT

• io.github.kiranreddi/sentinel

  kiranreddi

  A

  license

  -Not graded

  quality

  B

  maintenance

  Provides LLMs and AI agents safe, structured, read-only access to verification artifacts for deterministic triage and root-cause analysis. Supports UVM, cocotb, and SystemVerilog verification ecosystems.

  Updated a month ago (2026-08-02 23:55 UTC)

  4

  Apache 2.0

• waveform-mcp

  schalkiii

  A

  license

  -Not graded

  quality

  B

  maintenance

  Enables AI agents to parse and query VCD/FSDB simulation waveforms, search signals, analyze AXI transactions, render ASCII timing diagrams, and check protocol compliance through structured MCP tools.

  Updated 6 days ago (2026-09-01 08:05 UTC)

  MIT