vcc_step
Single-step an HDL simulation a specified number of times to examine signal values after each step.
Instructions
Single-step the simulation count times.
Input Schema
| Name | Required | Description | Default |
|---|---|---|---|
| count | No |
Output Schema
| Name | Required | Description | Default |
|---|---|---|---|
No arguments | |||