Skip to main content
Glama
Sign In
Vivado Agent MCP

Vivado Agent MCP

by QianQianlin2031
OverviewSchemaSourceRelated ServersDiscussionsAdmin
Python
Local

Related Servers

Alternatives to Vivado Agent MCP

No user-submitted related servers found.

    Related Servers

    • vivado-mcp

      Barbarad07
      F
      license
      Not graded
      quality
      A
      maintenance
      Enables AI agents such as Claude Code, Cursor, and Codex to safely drive a locally installed Xilinx Vivado through 32 MCP tools spanning GUI/Tcl/attach sessions, synthesis, implementation, timing and CDC analysis, XDC/IO validation, IP inspection, VCD waveform queries, and device programming. It adds structured JSON timing evidence with baseline comparison, Chinese-language diagnostics for CRITICAL WARNINGs, environment self-checks, and evidence-driven workflow prompts that gate each FPGA design stage.
      -

    • vivado-mcp

      ymonteiro824
      F
      license
      Not graded
      quality
      A
      maintenance
      Enables Claude Code, Cursor, Codex, and other AI agents to safely drive a locally installed Xilinx Vivado through MCP, covering synthesis, implementation, timing/CDC/XDC/IP/waveform analysis, bitstream programming, and evidence-driven workflow prompts.
      -

    • vivado-mcp

      jisunggreen
      F
      license
      Not graded
      quality
      A
      maintenance
      Enables AI coding agents such as Claude Code, Cursor, and Codex to safely drive a locally installed Xilinx Vivado through 32 MCP tools spanning sessions, synthesis, implementation, timing and CDC analysis, XDC checks, IP inspection, offline waveform queries, and device programming, backed by evidence-driven workflow prompts and structured Chinese diagnostics.
      -

    • MCP for Vivado

      lzw12123
      F
      license
      C
      quality
      C
      maintenance
      An AI-centric MCP server that enables automated Xilinx Vivado workflows, including project management, synthesis, implementation, and timing analysis. It allows AI agents to drive hardware design processes while integrating directly with the official Vivado GUI for visual context.
      15
      4
      -

    • vivado-mcp

      WangErShao
      A
      license
      Not graded
      quality
      D
      maintenance
      A lean MCP server that lets AI agents drive Xilinx Vivado for synthesis, implementation, simulation, and diagnostics through 30 curated tools and raw Tcl execution.
      Apache 2.0

    • vivado-mcp

      jiand92
      F
      license
      Not graded
      quality
      A
      maintenance
      Enables AI coding agents such as Claude Code, Cursor, and Codex to safely drive a locally installed Xilinx Vivado through MCP tools covering sessions, synthesis, implementation, timing and CDC analysis, XDC constraints, IP, waveform queries, and device programming. Includes evidence-driven workflow prompts, environment self-checks, and Chinese-language diagnostics for timing and CRITICAL WARNING issues.
      -
    Deploy Server
    Shareable, User-Owned Context BackendPeople, applications, and agents read, write, and coordinate together in one context lake. Reach it over MCP, a CLI, a Python SDK, or REST.fulcradynamics.comAd

    TDQS

    A3.7/5.0

    Scored across 10 tools

    Disambiguation5/5

    Each tool targets a distinct stage or concern: session lifecycle, raw Tcl escape hatch, project/run inspection, build steps, log diagnostics, and readiness gating. No two tools have overlapping purposes, and run_tcl is clearly an escape hatch rather than a duplicate.

    Naming Consistency5/5

    All tool names follow a consistent verb_noun pattern in snake_case (start_vivado, inspect_project, run_synthesis, generate_bitstream, check_build_readiness). The naming convention is uniform and predictable, making tool selection straightforward.

    Tool Count5/5

    With 10 tools, the server is well-scoped for a Vivado build automation agent, covering lifecycle, inspection, build steps, diagnostics, and gating without redundancy. Each tool has a clear responsibility and earns its place.

    Completeness5/5

    The tool surface covers the full FPGA build flow: session management, project/run inspection, synthesis, implementation, bitstream generation, and diagnostics/gating. The raw Tcl escape hatch also covers edge cases, so there are no obvious dead ends for the stated purpose.

    Maintenance

    ActivitySlowing
    ResponsivenessNo recent community issues

    Resources