halt
Pause the target CPU to inspect registers and memory.
Instructions
Halt the target CPU so registers and memory can be inspected.
Input Schema
| Name | Required | Description | Default |
|---|---|---|---|
No arguments | |||
Output Schema
| Name | Required | Description | Default |
|---|---|---|---|
| result | Yes |