run_simulation
Execute a simulation workflow intent to verify hardware designs. Automates Vivado simulation runs, enabling validation of design behavior before synthesis and implementation.
Instructions
Run a simulation workflow intent.
Input Schema
| Name | Required | Description | Default |
|---|---|---|---|
| params | No |
Output Schema
| Name | Required | Description | Default |
|---|---|---|---|
No arguments | |||